Top Image
Japanese English
Top Image
home papers profile link
 
 

TAKAHASHI Atsushi: profile


History

  • Professor, Department of Information and Communications Engineering, School of Engineering, Tokyo Institute of Technology, Japan (from April, 2016)
  • Professor, Department of Communications and Computer Engineering, Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan (from February, 2015 to March 2016)
  • Associate Professor, Department of Communications and Computer Engineering, Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan (from April, 2013 to January 2015)
  • Associate Professor, Department of Communications and Integrated Systems, Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan (from April, 2012 to March 2013)
  • Associate Professor, Division of Electrical, Electronic, and Information Engineering, Graduate School of Engineering, Osaka University, Japan (from April, 2009 to March 2012)
  • Visiting Scholar, University of California, Los Angeles, U.S.A. (from August 5, 2002 to August 3, 2003)
  • Associate Professor, Department of Communications and Integrated Systems, Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan (from April, 2000 to March 2009)
  • Associate Professor, Department of Electrical and Electronic Engineering, Faculty of Engineering, Tokyo Institute of Technology, Japan (from November, 1997 to March, 2000)
  • Research Associate, Department of Electrical and Electronic Engineering, Faculty of Engineering, Tokyo Institute of Technology, Japan (from April, 1991 to October, 1997)
  • Master Course, Department of Electrical and Electronic Engineering, Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan (from April, 1989 to March, 1991). Master Engineering (March, 1991)
  • Bachelor, Department of Electrical and Electronic Engineering, Faculty of Engineering, Tokyo Institute of Technology, Japan (from April, 1985 to March, 1989). Bachelor Engineering (March, 1989)
  • Date of Birth: December, 1966. Place of Birth: Fukuroi, Shizuoka, Japan

Degree

The Path-Width of Graphs and Its Applications:
Department of Electrical and Electronic Engineering, Graduate School of Science and Engineering, Tokyo Institute of Technology, Japan.
Doctor Engineering (February, 1996)

Research Fields

VLSI CAD: Physical Design, Synchronous Circuits
Combinatorial Algorithms
Graph Theory

Main Activities

IEICE (The Institute of Electronics, Information and Communication Engineers)
Engineering Sciences Society
President-Elect (May 2020 - April 2021)
Vice President, System and Signal Processing (May 2015 - April 2016)
Editorial Advisor, Fundamentals Review (May 2019 -)
Editor-in-Chief, Fundamentals Review (May 2017 - April 2019)
Director, Fundamentals Review (May 2010 - April 2012)
Director, Service Activities (May 2004 - April 2006)
Publication Member (May 2019 - April 2020)
System and Signal Processing Subsociety
Chair (May 2015 - April 2016)
Vice Chair (May 2014 - April 2015)
Secretary (May 1998 - April 1999)
Transaction of IEICE A (Japanese)
Editorial Committee Member (May 2000 - April 2004)
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Special Section on Design Methodologies for System on a Chip
Guest Associate Editor (July 2014)
Special Section on VLSI Design and CAD Algorithms
Guest Editor
(December 2011)
Editorial Committee Secretary
(November 1999)
Guest Associate Editor
(November 2001, December 2002, December 2005, December 2006, December 2007, December 2008, December 2009, December 2010, December 2012, December 2013, December 2014)
Special Section on Circuit, System, and Computer Technologies
Guest Associate Editor (June 2013)
Special Section of Selected Papers from Workshop on Circuits and Systems in Karuizawa
Editorial Committee Member (March 2000, March 2001, April 2002, April 2005)
Special Section of Papers Selected from International Technical Conference on Circuits/Systems
Editorial Committee Member (June 1999, June 2000)
IEICE Transactions on Information and Systems
Special Issue on Recent Advances in Circuits and Systems
Editorial Committee Member (September 2005)
Technical Group on VLSI Design Technologies
Chair (2009)
Vice Chair (2008)
Secretary (1998 - 1999)
Committee Member (2000 - 2006, 2010 - 2016)
Adviser (2016 - )
Reviewer Member (1996 - 1999, 2005 -)
IPSJ (Information Processing Society of Japan)
Transactions on System-LSI Design Methodologies
Editor-in-Chief (2019 - )
Associate Editor-in-Chief (2018)
Editorial Committee Member (2013 - 2017)
IPSJ Journal: Special Section on System LSI Design and Technology
Editorial Committee Member (June 2006, May 2007)
IPSJ Journal: Special Section on System LSI Design Technology and Design Automation
Editorial Committee Member (June 2005)
Special Interest Group on System-LSI Design Methodologies
Committee Member (2002 - 2005)
Special Interest Group on Design Automation
Committee Member (1992 - 1996)
IEEE (Institute of Electrical and Electronics Engineers)
Council on Electronic Design Automation (CEDA)
Technical Activities Committee Member (2014 - )
All Japan Joint Chapter Interim Chair (2014)
All Japan Joint Chapter Chair (2015 - 2016)
Circuits and Systems Society
Board of Governors (BoG) (2015 - 2019)
Japan Joint Chapter Chair (2020 - 2021)
Japan Joint Chapter Vice Chair (2018 - 2019)
Japan Chapter Secretary (2014 - 2015)
International Conference
ASP-DAC (Asia and South Pacific Design Automation Conference)
Steering Committee IEEE CASS Representative (2015-)
Steering Committee Secretary (2008-2015)
Secretary (2006-2007)
Publicity Co-Chair (2019, 2021)
Finance Chair (2011, 2013, 2015)
Local Arrangement Chair (2004)
Technical Program Committee, Chair (2018)
Technical Program Committee, Vice Chair (2017)
Technical Program Committee, Subcommittee Chair (2016)
Technical Program Committee, Area Coordinator (2000)
Technical Program Committee Member (2003-2009)
APCCAS (Asia Pacific Conference on Circuits and Systems)
Publicity Co-chair (2016)
Technical Program Committee Track Chair (2014)
Technical Program Committee Member (2002)
ISPD (International Symposium on Physical Design)
Technical Program Committee Member (2013-2015)
ICCAD (IEEE/ACM International Conference on Computer Aided Design)
Technical Program Committee Member (1996-1998, 2003-2005, 2012-2014)
VLSI-DAT (International Symposium on VLSI Design, Automation & Test)
Technical Program Co-Chair (2020-)
Technical Program Committee Subcommittee Chair (2018-2019)
Technical Program Committee Member (2015-2017)
ISOCC (International SoC Conference)
Technical Program Co-Chair: (2020)
ISVLSI (IEEE Computer Society Annual Symposium on VLSI)
Technical Program Committee Member (2011)
SASIMI (Workshop on Synthesis And Integration of Mixed Technologies)
Technical Program Committee Topic Chair (2004,2006,2007)
Technical Program Committee Member (2001,2003)
DATE (Design, Automation and Test in Europe Conference and Exhibition)
Technical Program Committee Program-Topic Vice-Chair (2001)
Technical Program Committee Member (2002, 2005)
VLSI (International Conference on VLSI Design)
Publicity Chair (2005)
MWSCAS (IEEE International Midwest Symposium on Circuits and Systems)
Technical Program Committee Track Co-Chair (2004)
ITC-CSCC (International Technical Conference on Circuits/Systems, Computers and Communications)
General Co-chair (2017)
Technical Program Committee Member (1999)

Awards

IEEE CEDA Outstanding Service Recognition (2024)
IEICE ESS Distinguished Service Award (2023)
IPSJ Editorial Contribution Award (2023)
Tokyo Tech Best Engineering Teacher Award (2019)
IEICE Fellow (2018)
TSLDM Best Paper Award (2017)
Contribution Award, IEICE Engineering Sciences Society (2012)
Tokyo Tech Award for Challenging Research (2005)
Encouragement Award, IEEE Solid-State Circuits Society Japan Chapter (2001)
IP Award, 3rd LSI IP Design Awards (2001)
Research Encouragement Award, IEICE (1998)
Encouragement Award, Karuizawa Workshop on Circuits and Systems (1992)

Paper List


To Top of Page


Last updated: 22 January 2024